			UNITED STATES DEPAR United States Patent and Address: COMMISSIONER Ff P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	Frademark Office OR PATENTS
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/830,094	08/07/2001	Sven Stefan Blixt	10921-003001	2860
7590 03/25/2004			EXAMINER	
Fish & Richardson 500 Arguello Street			SONG, JASMINE	
Suite 500			ART UNIT	PAPER NUMBER
Redwood City,	CA 94063		2188 DATE MAILED: 03/25/2004	7

Please find below and/or attached an Office communication concerning this application or proceeding.

Ar

1

. ()					
D	Application No.	Applicant(s)			
	09/830,094	BLIXT, SVEN STEFAN			
Office Action Summary	Examiner	Art Unit			
	Jasmine Song	2188			
The MAILING DATE of this communication Period for Reply	appears on the cover sheet v	vith the correspondence address			
A SHORTENED STATUTORY PERIOD FOR RE THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication	DN. R 1.136(a). In no event, however, may a				
 If the period for reply specified above is less than thirty (30) days, If NO period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by s Any reply received by the Office later than three months after the rearned patent term adjustment. See 37 CFR 1.704(b). 	a reply within the statutory minimum of th eriod will apply and will expire SIX (6) MC tatute, cause the application to become A	NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on <u>(</u>	3 September 2003.				
	This action is non-final.				
3) Since this application is in condition for all	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is				
closed in accordance with the practice und	ler <i>Ex parte Quayle</i> , 1935 C.	D. 11, 453 O.G. 213.			
Disposition of Claims					
4) Claim(s) <u>1-41</u> is/are pending in the applica	tion.				
4a) Of the above claim(s) is/are with					
5) Claim(s) is/are allowed.					
6) Claim(s) <u>1-4,9 and 15-41</u> is/are rejected.					
7) Claim(s) <u>5-8 and 10-14</u> is/are objected to.					
8) Claim(s) are subject to restriction at	nd/or election requirement.				
Application Papers					
9) The specification is objected to by the Exar	miner.				
10)⊠ The drawing(s) filed on <u>07 August 2001</u> is/a	are: a)⊠ accepted or b)⊡ o	bjected to by the Examiner.			
Applicant may not request that any objection to	the drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).			
Replacement drawing sheet(s) including the co					
11) The oath or declaration is objected to by th	e Examiner. Note the attache	ed Office Action or form PTO-152.			
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for for	eign priority under 35 U.S.C.	§ 119(a)-(d) or (f).			
a)⊠ All b)⊡ Some * c)⊡ None of:					
1. Certified copies of the priority docun	nents have been received.				
2. Certified copies of the priority docun	nents have been received in a	Application No			
3. Copies of the certified copies of the	priority documents have been	n received in this National Stage			
application from the International Bu					
* See the attached detailed Office action for a	l list of the certified copies no	t received.			
Attachment(s)					
1) X Notice of References Cited (PTO-892)	4) 🗌 Interview	Summary (PTO-413)			
2) D Notice of Draftsperson's Patent Drawing Review (PTO-948	B) Paper No	(s)/Mail Date			
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SE Paper No(s)/Mail Date 6.	3/08) 5) 🛄 Notice of 6) 🛄 Other:	Informal Patent Application (PTO-152)			
US Patent and Trademark Office					

Detailed Action

1.

1. Claims 1-41 are presented for examination.

Specification

2. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Drawings

3. The drawings filed on 08/07/2001 have been approved by the Examiner.

Oath/Declaration

4. The applicant's oath/declaration has been reviewed by the examiner and is found to conform to the requirements prescribed in 37 C.F.R. 1.63.

Information Disclosure Statement

5. The information disclosure statement (IDS) submitted on 09/03/2003 and 08/27/2002. The submission is in compliance with the provisions of 37 CFR 1.97.

Accordingly, the information disclosure statement is being considered by the examiner.

Claim Objections

6. Claim 11-14 are objected to under 37 CFR 1.75(c) as being in improper form because a multiple dependent claim should refer to other claims in the alternative only . See MPEP § 608.01(n). Accordingly, the claims have not been further treated on the merits.

Claim 5-6 are objected to under 37 CFR 1.75(c) as being in improper form

because a multiple dependent claim cannot depend from other multiple dependent

claim. See MPEP § 608.01(n). Accordingly, the claims have not been further treated on the merits.

Claim Rejections - 35 USC § 102

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that

form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

8. Claims 1-6,9, and 11-41 are rejected under 35 U.S.C. 102(e) as being

anticipated by Satou et al., US. Patent 6,101,584.

Regarding claim 1, Satou et al. teaches that a method for controlling access to a

dynamic random access memory (DRAM),

~

characterized in that said method comprises the step of performing a sequence of a predetermined number of DRAM control operations (Fig.1, col.8, lines 2-4; col.23, lines 21 to col.24, lines 49) in response to a corresponding sequence of control instructions (Fig.1, col.8, lines 56-58, it is taught as control signal CTRLC or CTRLD; col.23, lines 21 to col.24, lines 49) included in microcode instructions (it is taught as the microprocessor 100 in the Fig.1) for each DRAM access.

Regarding claim 15, Satou et al. teaches that a controller (Fig.1, memory controller 160) for a dynamic random access memory (DRAM) (Fig.1, DRAM 120), characterized in that said DRAM controller (50) is responsive to a sequence of control instructions for controlling access to said DRAM (60) (Fig.1, col.8, lines 56-58, it is taught as control signal CTRLC or CTRLD; col.23, lines 21 to col.24, lines 49), each control instruction being formed by a predetermined part of a microcode instruction of a processor (10) (it is taught as the microprocessor 100 in the Fig.1).

Regarding claim 24, Satou et al. teaches that a computer system having a processor (10) (Fig.1, CPU 110 within microprocessor 110), a primary memory (60) (Fig.1, DRAM 120) cooperating with said processor, and a memory controller (50) (Fig.1, memory controller 160) for said primary memory, characterized in that said memory controller (50) is responsive to a sequence of control instructions from said processor (10) for controlling access to said primary memory (60) (Fig.1, col.8, lines 56-58, it is taught as control signal CTRLC or CTRLD; col.23, lines 21 to col.24, lines 49).

each control instruction being formed by a predetermined part of a microcode instruction of said processor (10) (it is taught as the microprocessor 100 in the Fig.1).

Regarding claim 29, Satou et al. teaches that a method for performing a virtual direct memory access (DMA) to a primary memory (60) in a computer system, characterized in that said method comprises the steps of:

storing data from/ to an input/output device (80) (Fig.1 or Fig.2) in a buffer (75) (it is taught as the register 110d as shown in Fig.2); transferring said data between said buffer (75) and said primary memory (60) (it is taught as DRAM 120) via internal data paths of a processor (10) of the computer system (it is taught as internal data bus 170 in Fig.1 and 2, col.14, lines 44-48), said data transfer being controlled by a microcode instruction program (22) (Fig.2, it is taught as instructions queue 110a) of the processor (it is taught as the microprocessor 100 in the Fig.1).

Regarding claim 36, Satou et al. teaches that a computer system having a processor (10) (Fig.1, CPU 110 within microprocessor 110) and a primary memory (60) (Fig.1, DRAM 120) coupled to said processor, characterized in that said computer system further comprises: a buffer (75) (it is taught as the register 110d as shown in Fig.2) for storing data from/to an input/output device (80) (Fig.1 or Fig.2); and means for transferring said data between said buffer (75) and said primary memory (60) via internal data paths of the processor (10) (it is taught as internal data bus 170 in Fig.1 and 2, col.14, lines 44-48) under the control of a microcode instruction program (22)

(Fig.2, it is taught as instructions queue 110a) in the processor (it is taught as the microprocessor 100 in the Fig.1).

Regarding claims 2 and 17, Satou et al. teaches that each microcode instruction includes a control instruction (it is taught as CTRLC ad CTRLD), formed by at least one control bit (col.23, lines 35-36), controlling which one of a plurality of predefined DRAM control operations (R, W, H, E) to perform (col.23, lines 22 to col.24, lines 60).

Regarding claim 3, Satou et al. teaches that said predefined DRAM control operations (R, W, H, E) are arrangeable to form said sequence of DRAM control operations such that a read access, a write access, a page mode read access, a page mode write access, a page mode read write access or a page mode write read access to said DRAM (60) is enabled (col.23, lines 22 to col.24, lines 60).

Regarding claims 4 and 20, Satou et al. teaches that at least one control instruction in said sequence of control instructions temporarily puts the memory cycle of said DRAM (60) on hold (col.24, lines 11-49, it is taught as hold request signal /HREQ).

Regarding claim 5, Satou et al. teaches further comprises the step of selecting the cycle time of each microcode instruction from a number of different cycle times such that the cycle time of each microcode instruction matches the duration of the

corresponding DRAM control operation (Fig.6 to Fig.10; col.23, lines 22 to col.24, lines 49).

Regarding claim 6, Satou et al. teaches that each microcode instruction includes a cycle time control bit determining the cycle time of the microcode instruction, a first logical state of the cycle time control bit indicating a first cycle time and a second logical state of the cycle time control bit indicating a second extended cycle time (col.21, lines 8-45).

Regarding claim 9, Satou et al. teaches that

characterized in that a third one, referred to as a H-operation, of said predefined DRAM control operations; includes the steps of:

deactivating a column address strobe (CAS) signal to said DRAM (60); and deactivating a write enable signal to said DRAM (col.24, lines 38-48).

Regarding claim 11, Satou et al. teaches that for a read access to said DRAM (60), said sequence of DRAM control operations includes an R-operation, an H-operation and an E-operation, in that order (col.23, lines 42-59).

Regarding claim 12, Satou et al. teaches that for a write access to said DRAM (60), said sequence of DRAM control operations includes a W-operation, an Hoperation and an E-operation, in that order (col.23, lines 60 to col.24, lines 10). Regarding claim 13, Satou et al. teaches that for a page mode read access to said DRAM (60), said sequence of DRAM control operations includes a predetermined number of R-operations followed by an H-operation and an E-operation (col.24, lies 11-26).

Regarding claim 14, Satou et al. teaches that for a page mode write access to said DRAM (60), said sequence of DRAM control operations includes a predetermined number of W-operations followed by an H-operation and an E-operation (col.24, lines 36-49).

Regarding claim 16, Satou et al. teaches that said DRAM controller (50) (Fig.1, memory controller 160) controls access to said DRAM by performing a sequence of a predetermined number of DRAM control operations (Fig.1, col.8, lines 2-4; col.23, lines 21 to col.24, lines 49) in response to said sequence of control instructions (Fig.1, col.8, lines 56-58, it is taught as control signal CTRLC or CTRLD; col.23, lines 21 to col.24, lines 49).

Regarding claims 18 and 28, Satou et al. teaches that the cycle time of each microcode instruction is extendable such that the cycle time of each microcode instruction matches the duration of the corresponding DRAM control operation (Fig.6 to Fig.10; col.23, lines 22 to col.24, lines 49).

Regarding claim 19, Satou et al. teaches that the cycle time of each microcode instruction is extendable by means of a cycle time control instruction included within the microcode instruction itself (col.21, lines 8-45).

Regarding claim 21, Satou et al. teaches that the microcode instructions of said processor (10) (it is taught as the microprocessor 100 in the Fig.1) are stored in a program memory (22) (Fig.2, it is taught as instructions queue 110a) separated from said DRAM (60) (Fig.1, DRAM 120).

Regarding claim 22, Satou et al. teaches that said DRAM controller (50) (Fig.1, memory controller 160) is responsive to address information (an instruction fetch access address signal AF for specifying address of memory of the instruction fetch access), determined by a number of microcode instructions of said processor (10) (col.7, lines 55-66), for addressing said DRAM (60)(Fig.1, DRAM 120).

Regarding claim 23, Satou et al. teaches that the microcode instructions of said processor (10) are the instructions of a reduced instruction set computing (RISC) processor (col.4, lines 34-38).

Regarding claim 25, Satou et al. teaches that said primary memory is a DRAM (col.4, lines 34-38), and said memory controller (50) (Fig.1, memory controller 160)

controls access to said DRAM (60) by performing a sequence of DRAM control operations (Fig.1, col.8, lines 2-4; col.23, lines 21 to col.24, lines 49) in response to said sequence of control instructions (Fig.1, col.8, lines 56-58, it is taught as control signal CTRLC or CTRLD; col.23, lines 21 to col.24, lines 49).

Regarding claim 26, Satou et al. teaches that said processor (10) (Fig.1, CPU 110 within microprocessor 100) and said DRAM (60) (DRAM 120) are provided on the same circuit board (Fig.1).

Regarding claim 27, Satou et al. teaches that said processor (10) is a complex instruction set computing (CISC) processor (it is one of two major microprocessor design, the instructions can be very powerful, allowing for complicated and flexible ways of calculating such elements as memory addresses), and complex instructions are stored in said primary memory (60) and executed by microcode instructions (it is taught as microprocessor generate the microcode instructions) stored in a program memory (22) (Fig.2, instruction queue 110a) in said processor (10).

Regarding claims 30 and 37, Satou et al. teaches that said means for transferring data between said buffer (75) and said primary memory (60) includes: means for transferring data between said buffer (75) (it is taught as the register 110d as shown in Fig.2) and an internal register (55) (it is taught as data buffer 150h, col.16, lines 50-67) of said processor (10) in response to control signals generated by said microcode

instruction program (22) (Fig.1, col.8, lines 56-58, it is taught as control signal CTRLC or CTRLD; col.23, lines 21 to col.24, lines 49); and means for transferring data between said internal register (55) and said primary memory (60) in response to a sequence of control instructions included in microcode instructions of said microcode instruction program (22) (Fig.1, col.8, lines 56-58).

Regarding claims 31 and 39, Satou et al. teaches that said primary memory (60) is a dynamic random access memory (DRAM) (it is taught as DRAM), and said means for transferring data between said internal register (55) (it is taught as data buffer 150h, col.16, lines 50-67) and said DRAM includes a DRAM controller (50) (it is taught as memory controller 160) for performing a sequence of DRAM control operations (Fig.1, col.8, lines 2-4; col.23, lines 21 to col.24, lines 49) in response to said sequence of control instructions (Fig.1, col.8, lines 56-58, it is taught as control signal CTRLC or CTRLD; col.23, lines 21 to col.24, lines 49).

Regarding claim 32, Satou et al. teaches that said method further comprises the step of regularly investigating whether a predetermined amount of data is present in said buffer (75) for inputs to the primary memory (60), and whether there is a predetermined amount of free space available in said buffer (75) for outputs from the primary memory (60), said transfer between said buffer and said primary memory being initiated in dependence upon the outcome of said investigation (col.14, lines 28-43 and lines 47-47).

Regarding claim 33, Satou et al. teaches that said investigating step is performed by at least one microcode instruction that is activated at a predetermined frequency (col.14, lines 56 to col.15, lines 39).

Regarding claims 34 and 40, Satou et al. teaches that said microcode instruction program (22) (Fig.2, it is taught as instructions queue 110a) of said processor (10) (it is taught as the microprocessor 100 in the Fig.1) is configured for performing at least one of processing (such as data decoding as shown in Fig.2) and monitoring of data transferred between said buffer (75) (it is taught as the register 110d as shown in Fig.2) and said primary memory (it is taught as DRAM 120) via the internal data paths of said processor (it is taught as internal data bus 170 in Fig.1 and 2, col.14, lines 44-48).

Regarding claims 35 and 41, Satou et al. teaches that said processing comprises at least one of the following: data conversion, data encoding, data decoding, image data compression, image data decompression, scaling, pattern matching and checksum calculation (it is taught as data decoding as shown in Fig.2).

Regarding claim 38, Satou et al. teaches that said means for transferring data between said buffer (75) (it is taught as the register 110d as shown in Fig.2) and said internal register (55) (it is taught as data buffer 150h, col.16, lines 50-67) includes a

DMA controller (70) (Fig.2, CPU control circuit 110j), which also controls transfer of data between said input/output device (80) and said buffer (75) (Fig.1 or Fig.2).

Allowable Subject Matter

9. Claims 7-8 and 10 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

10. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Kawasaki et al.,	US 5987589
KAI et al.,	US 2002/0004882 A1
Mullarkey et al.	US 6192446 B1
Rubinstein	US 6691206 B1
Motomura	US 6338108 B1

11. When responding to the office action, Applicant is advised to clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. He or she must also show how the amendments avoid such references or objections. See 37 C.F.R. 1.111 (c).

12. When responding to the office action, Applicants are advised to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist examiner to locate the appropriate paragraphs.

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jasmine Song whose telephone number is 703-305-7701. The examiner can normally be reached on 8:00-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on 703-306-2903. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-3900.

Jasmine Song

Patent Examiner March 14, 2004

Mano lamansha 3/19/04

Mano Padmanabhan Supervisory Patent Examiner Technology Center 2100